A systematic method is introduced to the computational synthesis of CMOS voltage followers (VFs). The method is divided in three steps: generation of the small-signal circuitry by selection of nullators to model the behavior of a VF, and addition of norators to form nullatornorator joined-pairs; generation of the bias circuitry by addition of ideal biases according to the properties of nullators and norators; and synthesis of the joined-pairs by MOSFETs, and of the current-biases by CMOS current mirrors. It is shown that the proposed synthesis method has the capability to generate already known and new CMOS VF topologies.
Introduction
Nowadays, in the field of the analog CAD, simple rules to describe and to establish the number of possible topologies to automate the design of analog circuits, are very much needed [1] - [5] . In this manner, a contribution on the design automation of CMOS voltage followers (VFs), is introduced herein.
On one hand, VFs along with current followers (CFs) have been very useful to implement novel analogapplications [4] - [10] . On the other hand, VFs can be designed automatically by manipulation of nullators and norators [4] , [5] . Furthermore, the proposed synthesis-method divides the problem into two parts: generation of the smallsignal circuitry and addition of the bias circuitry, as sketched by Fig. 1 . In this manner, in Sect. 2, nullators are used to model the ideal behavior of a generic VF. It is shown where and how an automatic system adds norators to nullators to generate the small-signal circuitry, where the maximum number of combinations is determined by Eq. (1), with N=number of nullators [5] . In Sect. 3, it is shown where to add biases to a small-signal VF topology, and the manner in which some of them can be eliminated to generate an appropriate bias circuitry. In Sect. 4, it is shown how an automatic system synthesizes nullator-norator joined-pairs by MOSFETs, and ideal current sources by either single- MOSFETs or simple CMOS current mirrors, for instance. SPICE simulation results are presented by using standard CMOS technology of 0.35 µm, to show the performance of the synthesized VFs, to demonstrate the suitability of the proposed synthesis method to be implemented within an environment of analog design automation. The proposed method is summarized in Sect. 5. Finally, the conclusions are given in Sect. 6.
Generation of the Small-Signal Circuitry
Since the voltage across a nullator is zero [2] , one or several nullators can be used to model the behavior of a generic VF [5] , as shown by Fig. 2 , where v o =v i for each circuit. However, since a nullator by existing alone does not have a physical meaning, for synthesis purposes nullator-norator joined-pairs must be generated by addition of one norator to each nullator [4] . Furthermore, the generation of the smallsignal circuitry consist to form joined-pairs to a generic VF modeled by adopting nullators descriptions. By using Eq. (1), 3 combinations arises to form a nullator-norator joined-pair by addition of one norator to the VF shown by Fig. 2(a) . That is, a norator can be added at node 1, node 2, or between nodes 1 and 2 [5] , as shown by Fig. 3 . In the same manner, for Fig. 2(b) , 9 combinations arises to add 2 norators. That is, the first norator is added at node 1, node 2 and between nodes 1 and 2, while the second norator is added at node 2, node 3 and between nodes 2 and 3, so that 3 × 3 = 9 combinations can be generated. Finally, the addition of 4 norators to Fig. 2(c) , which consists of 2 VFs (like the one shown by Fig. 2(b) ) connected in parallel, generates 9 × 9 = 81 combinations of joined-pairs.
Further, in Sect. 4, it will be shown that the generic VF topology modeled by the four-nullators bridge (Fig. 2(c) (a) (b) (c) Fig. 3 Generation of small-signal circuitries from Fig. 2(a) , where a norator P 1 is added at node 1, node 2 and between nodes 1 and 2 of the nullator O 1 .
Table 1
Netlists of the small-signal VFs shown in Fig. 3 .
has been widely used to implement already known VF topologies. Besides, the netlist of a generated small-signal VF topology, is only composed of nullators O i and norators P i , which always should exist as a joined-pair O i -P i , to accomplish synthesis purposes at the transistor level of abstraction. For instance, by labeling the input and output ports in Fig. 3 by nodes 1 and 2, respectively, then the netlists of the small-signal VF-topologies composed of the joined-pair O 1 -P 1 , can be described by Table 1 .
Generation of the Bias Circuitry
The bias circuitry is generated by addition of dc voltage and current bias levels to a small-signal circuitry composed of nullator-norator joined-pairs. First, two dc global voltage sources are added, one node of each source is labeled by VDD and VSS, respectively, while the other node is labeled alike SPICE by 0, to be the reference node. Second, two ideal current sources are added to each norator P i : one source is added between VDD and one node of P i , and the other source is added between the other node of P i and VSS, so that 2N sources are added at most, as shown by Fig. 4 . It is worthy to mention that some current biases can be added (if they are in parallel) or short-circuited (if their elimination does not permit that v o =v i =VDD or v o =v i =VSS). Furthermore, the maximum number of topologies which arises by addition of biases to a small-signal VF topology, can be determined by all the possibilities to add dc voltage sources and 2N ideal current sources, and all the possibilities to eliminate ideal current biases. For instance, by using the netlists shown by Table 1 , the bias circuitries for the VF topologies shown by Fig. 3 , can be generated as follows:
1. Two dc global voltage sources are added to the netlist describing a small-signal VF topology, as shown by Ta- 
ble 2. One node of each source is labeled by VDD and VSS, respectively, while the other node is labeled alike SPICE by 0, to be considered as the reference node. 2. For each norator P i , with nodes j and k, two ideal current sources are added: one source (Ibias1) is added between VDD and node j, and the other source (Ibias2) is added between node k and VSS. In this manner, Figs Furthermore, the small-signal VF topology shown by Fig. 3(a) , generates four kinds of bias circuitries: the first one is shown by Fig. 4(a) , the second one by Fig. 4(b) , and the third and four ones are generated by elimination of Ibias2 in Fig. 4(a) , and elimination of Ibias1 in Fig. 4(b) , because by applying symbolic analysis [11] , their elimination neither permit that v o =v i =VDD nor v o =v i =VSS. In the same manner, the small-signal VF topology shown by Fig. 3(b) , generates four kinds of bias circuitries: the first one is shown by Fig. 4(c) , the second one by Fig. 4(d) , and the third and four ones are generated by elimination of Ibias2 in Fig. 4(c) , and elimination of Ibias1 in Fig. 4(d) . On the other hand, the small-signal VF topology shown by Fig. 3(c) , generates only two kinds of bias circuitries: the first one is shown by Fig. 4(e) , and the second one by Fig. 4(f) . In both bias circuitries, neither Ibias1 nor Ibias2 can be eliminated because by applying symbolic analysis, either
As one sees, the netlist associated to each VF topology can be generated in an structured manner. Most important is that several new topologies may arise during both: the generation of the small-signal circuitry and the generation of the bias circuitry.
Synthesis of CMOS VFs
In a biased circuit, each nullator-norator joined-pair (O i -P i ) can be synthesized by a MOSFET [5] , where the joined terminals are associated to the source terminal, while the other terminals of the nullator and norator, are associated to the gate and drain terminals, as shown by Fig. 5 . The kind of MOSFET, i.e. channel N or P, is determined by the direction of the current biases from VDD to VSS. In the same manner, an ideal current source can be synthesized by either a CMOS current mirror or a single MOSFET, as shown by Fig. 5 . The kind of MOSFET depends if the current source is connected to VSS (N-channel) or VDD (P-channel).
By using the netlists of the biased circuits shown by Figs. 4(c) and (d), as described by Table 2 , then the synthesized CMOS topologies are shown by Fig. 6 , where: the synthesis of the joined-pair O 1 -P 1 is shown by Figs. 6(a) , (b) and (c). The last one was generated by elimination of Ibias1 in Fig. 6(b) . Since the netlists are generated in a structured manner, i.e. nullators and norators are described first, dc global voltage sources next, and finally ideal current sources, then the synthesis procedure is carried out by beginning with the synthesis of nullator-norator joined-pairs, and ending with the synthesis of ideal current biases. In this manner, Figs • By using the netlist of Fig. 4(c) , described by Table 2, Ibias1 is connected to VDD, so that it can be synthesized by a CMOS current mirror with P-channel MOSFETs (Mbias1 and Mcm1), where the drain-source terminals of Mbias1 replaces Ibias1, while Mcm1 generates a new node (node 4: positive) to be biased by a reference current-bias (Iref). On the other hand, Ibias2 is connected to VSS, so that it can be synthesized by a CMOS current mirror with N-channel MOSFETs (Mbias2 and M cm 2 ), where the drain-source terminals of Mbias2 replaces Ibias2, while M cm 2 generates a new node (node 5: negative) to be biased by a reference current-bias (Iref). Finally, as shown by Fig. 6(d) , the bias (Iref) is added between the generated nodes of the current mirrors, from the positive one (node 4) to the negative one (node 5).
• By using the netlist of Fig. 4(d) , described by Table 2, Ibias1 is connected to VDD, so that it can be synthesized by a CMOS current mirror with P-channel MOSFETs (Mbias1 and Mcm1), where the drain-source terminals of Mbias1 replaces Ibias1, while Mcm1 generates a new node (node 4: positive) to be biased by a reference current-bias (Iref). On the other hand, Ibias2 is connected to VSS, so that it can be synthesized by a CMOS current mirror as it was done in the previous item, or it can be synthesized by a N-channel MOSFET (Mbias2), where the drain-source terminals of Mbias2 replaces Ibias2, while the gate of Mbias2 generates a new node to be biased by a voltage bias. In this case, the gate of the MOSFET Mbias2, can be biased in two ways: by addition of a local dc voltage source [5] , or by connection of the gate to an upper node in the loop formed by Ibias2. If the second alternative is selected, as Ibias2 is connected to node 2, the upper one is node 3. Finally, as shown by Fig. 6(e) , the reference bias (Iref) is added between the generated node of the current mirror and VSS.
• From Fig. 6(c) , which was generated by elimination of Ibias1 from Fig. 6(b) , as Ibias2 is connected to VSS, it can be synthesized by a CMOS current mirror as it is shown by Fig. 6(f) , where a new node is generated (node 3: negative) to be biased by a reference currentbias (Iref). On the other hand, if Ibias2 were synthesized by a single N-channel MOSFET (Mbias2), as it was done in the previous item, then the upper node to connect its gate will be VDD. Finally, as shown by Fig. 6(f) , the reference current-bias (Iref) is added between VDD and the generated node of the current mirror (node 3).
Besides, for the synthesized CMOS VFs shown by Figs. 6(d), (e) and (f), as nodes 1 and 2 describe the input and output ports, respectively, then the useful topologies, among the 3 ones, are only those shown by Figs. 6(e) and (f). In particular, Fig. 6 (e) synthesizes the flipped voltage follower [10] , while Fig. 6(f) synthesizes the well-known source-follower. To accomodate the bias levels at the input port, a dc local-bias voltage-source (Voffset) can be superimposed to the signal source (v i ). In this manner, the netlist of the CMOS VF shown by Fig. 6(e) , is described by Table 3, where the column named value, is reserved to set the sizes of the MOSFETs (W,L), and the values and parameters of the sources. The MOSFET models are taken further, according to the technology to make SPICE simulations.
By beginning the computational synthesis procedure from Fig. 2(c) , the proposed method generates 81 smallsignal VF topologies, according to Eq. (1). Furthermore, after the generation of the bias circuitries, and by synthesizing the nullator-norator equivalents and biases by using MOSFETs, 6 selected CMOS VFs are shown by Fig. 7 . The input and output ports are labeled by nodes 1 and 4, respectively. As one sees, M1-M4 synthesizes the small-signal circuitry. That is: each nullator in the 4 nullators bridge (Fig. 2(c) ), has been synthesized by the gate-source terminals of a MOSFET.
By sizing the CMOS VFs shown in Fig. 7 , by using standard CMOS technology of 0.35 µm, and by biasing all transistors in saturation [13] , the size-relationships are shown by Table 4 . Furthermore, by setting Iref=10 µA, L=1.2 µm, VDD=1.2 V, VSS=−1.2 V, to make SPICE simulations, the frequency response of the six CMOS VFs is shown by Fig. 8 . Although the VF with higher bandwidth is shown by Fig. 7(f) , and the VF with the voltage gain closer to unity is shown by Fig. 7(e) , any one of the VFs shown by Fig. 7 may perform either or both, the higher bandwidth and the voltage gain closer to unity, such kind of performance depends on how the circuit is sized. For instance, M1  12  12  17  12  50  10  M2  12  17  12  17  50  3  M3  32  49  33  6  17  3  M4  22  39  50  6  17  10  MI1a  13  13  13  13  13  10  MI1b  13  13  13  13  13  10  MI1c  13  13  13  13  40  -MI2a  5  5  5  5  5  3  MI2b  5  5  5  5  5  3  MI2c  5  5  5  5 14 - the CMOS VF topologies shown by Figs. 7(a) , (e), and (f), have been widely used: the first one in [12] to introduce the first generation current conveyor, the second one in [9] , where some current biases are synthesized with the flipped voltage follower, and the third one in [13] to implement the current feedback operational amplifier (CFOA), by superimposing two VFs among one current mirror. In this manner, one can conclude that the proposed synthesis method has the capability to generate new and well-known CMOS VF topologies.
Proposed Method
A VF can be synthesized by performing three procedures: generation of the small-signal circuitry, addition of the bias circuitry, and synthesis of joined-pairs and biases by using MOSFETs. During the synthesis process, two kinds of netlists are generated: nullator-norator netlist and MOSFET netlist. In this manner, from a nullator-equivalent circuit describing a VF, the synthesis process can be summarized as follows:
1. First procedure: From a nullator-equivalent circuit describing a VF, set the node numbers to the terminals j i and k i of every nullator O i , as shown by Table 5 , and identify the input and output ports. 2. Add one norator P i to each nullator O i to form joinedpairs O i -P i . P i is added at node j i , k i , or between j i and k i . For instance, if P i is added at node j i of every nullator, the terminals of P i are assigned to nodes j i and x i , as shown in Table 5 . 3. Second procedure: Add two dc global voltage sources to the netlist, as shown by Table 5 . One node of each source is labeled by VDD and VSS, respectively, while the other node is labeled alike SPICE by 0, to be considered as the reference node. 4. Add two ideal current sources to each norator P i :
• Ibias1 P i is added between nodes VDD and j i .
• Ibias2 P i is added between nodes x i and VSS.
5.
Third procedure: From a nullator-norator netlist, synthesize every joined-pair O i -P i by a MOSFET whose drain, gate, source and bulk terminals are associated to nodes x i , k i , j i and j i , respectively, according to Tables 5 and 6. A MOSFET is P-channel (N-channel) if node j i is connected to Ibias1 P i (Ibias2 P i ). 6. Add a dc current bias (Iref) with nodes y 1 + and y 2 −. This current will be mirrored to synthesize all Ibias1 P i and Ibias2 P i . Add a P-MOSFET (Mcm1 P i ) whose drain, gate, source and bulk terminals are associated to nodes y 1 +, y 1 +, VDD and VDD. Add a N-MOSFET (M cm 2 P i ) whose drain, gate, source and bulk terminals are associated to nodes y 2 −, y 2 −, VSS and VSS. 7. Add the input signal (v i ) at the input port. 8. Synthesize all Ibias1 P i by MOSFETs. According to Table 5 , as they are connected to VDD, they are PMOSFETs (Mbias1 P i ). Drain and source terminals are associated to nodes j i and VDD, and gate terminals to node y 1 +, as shown by Table 6 . 9. Synthesize all Ibias2 P i by MOSFETs. According to Table 5 , as they are connected to VSS, they are NMOSFETs (Mbias2 P i ). Drain and source terminals are associated to nodes x i and VSS, and gate terminals to node y 2 −, as shown by Table 6 .
After step 4 is performed, some current biases can be eliminated as described in Sect. 3. This process involves a huge search space to generate all VF topologies associated to one combination from Eq. (1). On the other hand, during the generation of the MOSFET netlist, another huge search space arises for the synthesis of current biases to generate all CMOS VFs associated to a nullator-norator netlist. Besides, the huge search spaces are related to the selection of topologies, this problem can be solved by applying intelligent systems to select those topologies suitable for synthesis purposes. Most important is that the proposed approach can be expanded to cover the synthesis of CFs and current mirrors (CMs). In this manner, one could be able to synthesize positive current conveyors (by superimposing a VF with a CM), negative current conveyors (by superimposing a VF with a CF), and CFOAs (by sumperimposing a CF or a CM between two VFs).
Conclusion
A systematic method has been presented to the computational synthesis of CMOS VFs, from the generation of the small-signal and bias circuitries by adopting nullator-norator descriptions. As a result, the guidelines for topology generation has been introduced by exploration on the interconnection relationships among nullators and norators, and the addition of biases. Furthermore, the proposed method has the capability to generate already known and new VF topologies.
On the other hand, since analog synthesis has a very large design space in which to operate, e.g. offset, impedances, noise restrictions, and several others, the tuning of the synthesized CMOS VFs can be made by applying sizing and optimization procedures. For instance, SPICE simulation results show the suitability and usefulness of the proposed method to be implemented within an environment of analog design automation.
